DRADENGR 98 P 8041

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231

Date:

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant

: Thomas Huttner et al.

Applic. No.

: 09/313,424

Filed

: May 17, 1999

Title

: SOI Semiconductor Configuration And Method Of

Fabricating The Same

Examiner

: Brook Kebede

Group Art Unit: 2823

AMENDMENT

Hon. Commissioner of Patents and Trademarks,
Washington, D. C. 20231

Sir:

Responsive to the non-final Office action dated October 120, 2001, kindly amend the above-identified application as follows:

In the Specification:

Replace the paragraphs on page 12, lines 1-12, with --

Figs. 3a to 3f are diagrammatic vertical sectional views of a sequence with a third design variant of the invention, in